Course Specification
CSCE434, CSCE834 Course Specification Catalog Description:
Introduction to VLSI design using metal-oxide semiconductor (MOS) devices primarily aimed at computer science majors with little or no background in the physics or circuitry of such devices. Includes design of nMOS and CMOS logic, data-path, control unit, and highly concurrent systems as well as topics in design automation.
Current Course Homepage: http://csce.unl.edu/~seth/CSCE434-834Fall03/index.html
Textbook(s) and/or Other Required Materials:
J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits ,(2nd Edition) Prentice Hall, 2003. Sung-Mo Kang and Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis & Design, McGraw-Hill Science/Engineering/Math; 2nd editio, 1998. Neil H. E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, Second Edition, Addition Wesley 1992. Wayne Wolf, Modern VLSI Design: A Systems Approach, PTR Prentice Hall, 1994. Peter J. Ashenden, A Designer's Guide to VHDL, San Francisco, CA, Morgan Kaufmann, 1996.
Prerequisites by Topic:
Mastery of: Boolean algebra, logic circuit design, and computer organization. Familiarity with: hardware description languages, design tools for logic synthesis and programmable logic design. Exposure to: electrical circuits and basic laws of electricity.
Course Objectives:
Mastery of: VLSI circuit design and verification (standard cell and FPGA) using CAD tools. Familiarity with: Physics of VLSI circuits (transistor physics, delay analysis Fabrication process, Layout analysis. Exposure to: Testing techniques used in manufacturing.
Topics Covered:
Introduction to VLSI circuit classes. Introduction to design-process. Adder/multiplier - gate-level circuits (for lab experiments). N- and P-channel transistor layout and their physics. CMOS circuits (transistor level). VLSI fabrication process. Delay analysis and optimization techniques. Physical layout techniques. Programmable VLSI circuits: fabrication aspects, Analysis of commercial FPGAs. Floor planning techniques. Fault models and test techniques.
Relationship of Course to Program Objectives:
Contributes to Program Objective 4 through Program Outcome 4 by providing up-to-date information and depth of knowledge in the course topic.
Contribution of Coruse to Meeting the Professional Component:
Contributes to. criterion 4(b) by providing depth of knowledge in a specific engineering topic.
Class/Laboratory Schedule:
Lecture: 45 hours = 3 hours/week for 15 weeks
Your browser does not appear to support JavaScript, or you have turned JavaScript off. You may use unl.edu without enabling JavaScript, but certain functions may not be available.